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Abstract—The ability to improve both the size and efficiency of 
multilevel single-phase converters is a key to uplift them as an 
attractive solution for industries, while the high number of 
switches and complex modulation techniques understandably 
make them unattractive. 5-level active neutral point clamped 
converter, due to its inherent advantages such as employing 
different switching frequencies and using different switch 
technologies, presents an ideal candidate for study. This paper 
performs a comprehensive analysis of the converter to highlight 
the advantages of it. This analysis results in a modified hybrid 
modulation that effectively regulates the neutral point (NP) of the 
dc-link. Consequently, the combination of the topology and the 
modified modulation make the converter ideal to utilize two 
different switch technologies- in this paper Silicon Carbide (SiC) 
and Si MOSFET. To evaluate the analysis and the effectiveness of 
modulation, a 2kW hybrid 5-level ANPC is built. Analyzing of the 
behavior of the converter current, power loss in the filter and 
switches are, therefore, calculated. The efficiency measurement is 
performed and compared with the calculated efficiency. There is 
a close coherency between the measurement and the calculated 
results and a peak efficiency of 98.4% is achieved. 
 
Index Terms—Single phase, Efficiency, SiC metal oxide 
semiconductor field effect transistor (MOSFET), Five-level 
inverter, Space vector pulse width modulation. 
I. INTRODUCTION 
Multi-level converters (MLCs) have gained more attraction 
in power electronic applications due to their superior 
characteristics such as lower dv/dt, improved current and 
voltage total harmonic distortion (THD) and smaller filter size 
compared with conventional converters [1], [2]. Increasing the 
number of output voltage levels requires more semiconductors, 
which corresponds to system complexity and higher cost. 
However, by focusing on efficiency and achieving smaller 
filtering (due to higher number of output voltage levels), single-
phase multilevel topologies can still be interesting. 
Among various topologies that are presented for single-phase 
multilevel topology, the 5-level neutral-point-clamped (5L-
NPC) converter is an interesting topology [3], owing to the fact 
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that it presents high efficiency and compact design and can 
generate up to five output voltage levels [4]. Fig. 1 presents 
eight well-known 5-level single-phase NPC based structures. 
Fig. 1(a) shows a 5 level MLC based on basic H-bridge NPC 
converter or symmetrical NPC [4]–[7]. In this topology, two 3-
level NPC converters with 8 switches and 4 diodes are utilized 
to produce a 5-level output voltage. By replacing the diodes 
with active switches in the NPC structure, extra output vectors 
can be obtained. Consequently, these vectors can be employed 
to control the NP voltage and to distribute losses among power 
switches. Therefore, the 5L-NPC can be modified to an ANPC 
based structure, as it is shown in Fig. 1(b).  The high number of 
semiconductors counts is the main drawback of this topology. 
To solve this issue, a 5L-ANPC with a coupled inductor is 
presented in [8], which eight power switches are employed (Fig. 
1(c)). However, the coupled inductors reduce the system 
efficiency due to the circulating current [9]. A flying capacitor-
based ANPC converter was presented in [8], where a flying 
capacitor is located between the high-voltage and the low-
voltage stages (Fig. 1(d)). As it can be seen from Fig. 1(e), a 
single-phase asymmetrical NPC topology was proposed in [10] 
with the ability to provide five voltage levels. This topology is 
composed of a 3L-NPC and a 2-level half-bridge legs. Thus, 
two switches and two diodes are saved compared to 
symmetrical NPC topology in Fig. 1(a). However, an external 
circuit is applied to balance the voltages of the dc-link 
capacitors. According to Fig. 1(f), if both diodes are replaced 
with active switches in asymmetrical 5-level NPC (Fig. 1(e)), a 
new ANPC asymmetrical converter can be obtained [11], [12]. 
In this converter, 2 switches are operating at fundamental 
frequency [12].  Fig. 1(g) shows a 5-level reduced switches 
converter, wherein the second leg is in parallel with the middle 
switches on 3L-NPC in the first leg [13], [14]. All switches are 
modulated at the same switching frequency. If the diodes are 
replaced with active switches, another topology can be obtained 
(Fig. 1(h)) [3], which is the case under study in this paper. In 
this structure, eight switches are utilized, which compared to 
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the symmetrical single-phase NPC structure (Fig. 1(a)) four 
diodes are saved. The other advantages of this topology are its 
flexibility in controlling the NP voltage and having a hybrid 
switching frequency. 
A review of the literature reveals a focus on optimizing 5-
level single-phase converters to obtain high efficiency [11], 
[12], [15]–[20]. By comparing the symmetrical 5-level NPC, 
asymmetrical 5-level NPC (Fig. 1(e)) and asymmetrical 5-level 
ANPC, it has been concluded in [11] that the ANPC converter 
has greater efficiency over the whole range of output power. 
Another comparison between 5L-NPC converters with different 
communication cells at the output has been done in [15], in 
which the converter with uncoupled inductors has higher 
efficiency compared to the one with an autotransformer. The 
converter efficiency in [15] at full load (5kW) is 96.2%. In [18], 
an asymmetrical T-type transformer-less inverter for PV 
applications has been presented, where a 3-level T-type leg is 
combined with a 2-level half-bridge leg to create a 5-level 
converter. Its efficiency reached less than 98% with the 
switching frequency of 16 kHz. A common ground inverter 
produces a 5-level output voltage with only six switches and 
two flying capacitors was proposed [20] but its efficiency is 
limited to 96.6%. 
Most of the above solutions and structures are limited to the 
use of silicon devices and IGBTs. Meanwhile, the recent 
emergence of wide bandgap (WBG) devices, such as silicon 
carbide (SiC), offers a solution to improve the converter 
efficiency and power density. On the other hand, using these 
devices needs more detailed considerations towards design of 
the gate driver circuits, layouts and component selection. 
Therefore, a topology with the flexibility of employing various 
modulation techniques that accommodates both high and low 
frequency switches can simplify the design and at the same time 
utilizes the advantages of SiC MOSFETs. Different modulation 
techniques have been proposed for single-phase converters 
mainly based on carrier-based PWM (CBPWM) 
implementation [5], [21], [22] and space vector PWM 
(SVPWM) [6]. SVPWM in three and five segments provides 
more redundancy to choose the proper output vectors and 
consequently provides a better control option [23] [24]. Two 
hybrid SVPWMs for a single-phase three-level NPC are 
proposed in [6], [25] by introducing the weight coefficient of 
the redundant vectors which leads to optimizing high-order 
harmonic distribution and reducing the line current harmonics. 
This paper presents the efficiency analysis of the 
asymmetrical 5-level ANPC as shown in Fig. 1(h). This 
topology allows the use of hybrid modulation technique, which 
can be employed to improve the efficiency of the converter. As 
a result, the devices are chosen from different semiconductor 
technologies. A modified hybrid space vector modulation 
(SVM) technique is used to generate high-quality output 
voltage, in which through the employment of a weight 
coefficient for redundant vectors, the NP voltage of the 
converter is also regulated. To achieve a complete efficiency 
analysis of the converter, the root mean square (RMS) current 
of each switch and dc-link capacitor are analyzed. 
Semiconductor switch losses of high frequency switches are 
determined by analyzing the switching states and using 
calculated RMS values. To evaluate the calculated efficiency, a 
2 kW SiC/Si MOSFETs based converter is constructed and the 
analyses are compared with various experimental results. 
 In summary, the main contributions to this paper can be 
listed as follows: 
1) Hybrid employment of SiC/Si switches in the structure of 
the converter. 
2) Developing a hybrid SVM technique with a weight factor 
in which the NP voltage balancing is embedded. 
3) Comprehensive loss analysis of the converter, which 
includes the calculation of the RMS current of different 
switches and the dc-link capacitor.   
4) Studying the effects of weight factor on the converter 
efficiency, dynamic response of the NP voltage balancing 
system, magnitude of output harmonics and current ripple in the 





























































































































Fig. 1. The 5-level NPC based single-phase converters (a) symmetrical 5-level NPC (b) symmetrical 5-level ANPC (c) 5-level ANPC coupled inductors (d) 5-level 
ANPC flying capacitor (e) asymmetrical 5-level NPC type-1, (f) asymmetrical 5-level ANPC type-1 (g) asymmetrical 5-level NPC type-2, (h) asymmetrical 5-level 
ANPC type-2.  
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The rest of the paper is organized as follows. The converter 
structure and switching states are presented in section II. 
Section III presents the modified hybrid SVM technique. The 
semiconductor selection and loss analysis are investigated in 
section IV. The experimental results are demonstrated in 
section V. Finally, section VI concludes the study. 
II. CONVERTER STRUCTURE AND SWITCHING STATES 
The general structure of the converter is depicted in Fig. 2 
[3]. The converter is composed of eight switches and two dc-
link capacitors. Five different voltage levels can be obtained 
through 10 switching states, which are listed in TABLE I. In the 
positive half cycle, the dc-link voltage (Vdc) appears at the 
output when S1, S4, S5 and S8 are conducting (state P), Fig. 3(a). 
As shown in Fig. 3(b) and (c), half of the dc-link voltage 
(0.5Vdc) appears at the output with two switching states, when 
S1, S3, S5 and S8 (state HP+) or S2, S4, S5 and S8 (state HP-) are 
in turn-on condition. In HP+, the voltage of the upper dc-link 
capacitor (Vdc1) appears at the output; while, the output voltage 
is equal to the voltage of the lower dc-link capacitor (Vdc2) in 
HP-. This redundancy (Redundancy I), which generates half of 
the dc-link voltage at the output, can be used for controlling the 
NP voltage. There are four sets of combinations (states OS+, 
OS-, OL+ and OL-) to produce a zero-voltage level at the output. 
The difference between these states is the number of switches 
in the path of the current. For switching states of OS+ and OS-, 
the current closes its path through two switches, S5 and S7 or S6 
and S8, respectively. While, four switches are conducting to 
generate a zero-voltage level in OL+ and OL- states. In these 
two states (OL+, OL-), S2 and S3 are in the on-state and the 
combinations of either S5 and S8 or S6 and S7 provide zero 
voltage (see Fig. 3(d) and (e)). Consequently, another 
redundancy is introduced (Redundancy II) through OL+ and 
OL-, which can be used to achieve a hybrid modulation 
technique. In the negative half cycle, the switching conditions 
of S1- S4 for different states (N, HN+ and HN-) are similar to 
their counterparts in the positive half cycle (P, HP+ and HP-) 
and the states of S5, S6, S7 and S8 are complementary. These 
output vectors are shown in Fig. 3(f)- (h). 
The Redundancy II is employed to achieve hybrid 
modulation in which 4 switches (S5-S8, LF switches) are 
switched at low frequency (grid frequency) and the rest (S1 - S4, 
HF switches) operate at high switching frequency. Therefore, 
among all zero combinations, just two of the zero states (OL+ 
and OL-) are utilized. The disadvantage of using these two 
vectors is that there are four switches in the path of current and 
consequently, the conduction loss of the converter is increased. 
On the other hand, during zero crossing, S2 and S3 are kept on, 
which makes the voltage across S5, S6, S7 and S8 becomes 
almost zero. As a result, zero voltage switching (ZVS) is 
achieved. The main losses in LF switches are related to 
conduction and output capacitive losses. The output capacitive 
losses are related to the charge and discharge of the output 
switch capacitor.  
The voltage across LF switches is the full dc-link voltage 



















Fig. 2. The structure of 5-level switch reduced single-phase ANPC. 
 
TABLE I 






S1 S2 S3 S4 S5 S6 S7 S8 
P Vdc 1 0 0 1 1 0 0 1 
HP+ Vdc/2 1 0 1 0 1 0 0 1 
HP- Vdc/2 0 1 0 1 1 0 0 1 
OS+ 0 * * * * 1 0 1 0 
OL+ 0 0 1 1 0 1 0 0 1 
OL- 0 0 1 1 0 0 1 1 0 
OS- 0 * * * * 0 1 0 1 
HN+ -Vdc/2 1 0 1 0 0 1 1 0 
HN- -Vdc/2 0 1 0 1 0 1 1 0 



















































































































Fig. 3. The output vectors of hybrid switch reduced single-phase ANPC converters (a) P (b) HP+ (c) HP- (d) OL+ (e) OL- (f) HN- (g) HN+ (h) N. 
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switches, the blocking voltage is half of the dc-link voltage. 
III. MODIFIED HYBRID SPACE VECTOR MODULATION FOR 
SINGLE-PHASE ANPC 
In this section, a modified hybrid SVM technique is proposed 
to regulate the dc-link voltage of the capacitors. The vector 
diagram for a single phase 5-level converter is shown in Fig. 4. 
The vector diagram is divided into four sectors. Among 10 
different vectors (TABLE I), two of these vectors are large 
vectors and four are zero vectors. The large and zero vectors do 
not have any influence on the NP voltage balancing. However, 
the small vectors (HP+, HP-, HN+ and HN-) can change the NP 
voltage. The reason is that the current closes its path through 
one of the dc-link capacitors. In all sectors, there is a pair of 
small vectors which provide a degree of freedom to control the 
NP voltage.  
The reference voltage is defined as follows: 
cos( )refV m tω ϕ= × +                   (1) 
where ωt is the angular frequency, φ is the position of reference 







=                        (2) 
where Vac is the RMS of the output voltage and Vdc is the voltage 
of the dc-link (Vdc1+Vdc2).  
In the suggested method, the reference voltage is synthesized 
with all vectors in each section. For example, vector P and both 
small vectors of HN+ or HN- are utilized in sector 1. TABLE II 
specifies the true condition for each sector and the applied time 
of each vector. Tsw=1/fsw is the switching period and ta and tb are 
duty times of applied vectors, as can be seen in Fig. 4. The duty 
times of small pair vectors can be different. In fact, the NP 
voltage can be controlled by changing the duty time of these 
small pair vectors. The reason is that the output current flows 
through one of the dc-link capacitors for a longer time than the 
other. Defining a weight coefficient as n, the periods of small 
pair vectors can be divided into different values which are 
defined as follows:  
      1




t n T n
= ×
= − × ≤ ≤
                             (3) 
where Ts is the time period of small pair vector which can be 
obtained from TABLE II, ts1 and ts2 are the time periods of two 
pair vectors.  
To control the NP voltage, the voltages of the dc-link 
capacitors and the output current are monitored in each 
switching cycle and proper vectors are selected and applied. 
The whole sequence for all sectors is listed in TABLE III.  
The value of n defines the dynamic of the system to regulate 
the voltage of the dc-link capacitors, i.e. larger n means faster 
dynamic. For bipolar dc-link applications or when the load uses 
the NP connection, the controller can employ n for unbalanced 
loads. However, in this condition, the losses of high-frequency 
cells become unequal. In the case n=0.5, the output will be the 
same as carrier-based PWM (CBPWM) [26], [27]. It means that 
the effective frequency of the output voltage is two times larger 
than the switching frequency. If the value of n is equal to one, 
during each switching cycle, just one of the small pair vectors 
is utilized. Consequently, the effective frequency of the output 
voltage is equal to the switching frequency.  
By utilizing the output current condition and the value of n, 
this method is capable of controlling the NP voltage at different 
power factors and modulation indexes. 
IV. HARDWARE DESIGN AND EFFICIENCY ANALYSIS 
A. LCL filter design and components selection 
To demonstrate the performance of the converter and hybrid 
SVM, a prototype is implemented. The schematic of the system 
is shown in Fig. 5. The filter is comprised of a converter side 
TABLE II 
The condition and duty times of different sectors 
Sector 1 2 3 4 
Condition Vref >0.5 




 &  
Vref>-0.5 
Vref <-0.5 
ta Tsw-tb Tsw-tb Tsw-tb Tsw-tb 
tb 2×(Vref-0.5)×Tsw 
2×Vref×Tsw 2×|Vref|×Tsw 2×|(Vref+0.5)|×Tsw 
 
TABLE III 
The space vector sequence of different sectors 
Sector 








ic <0 P-HP+**-P-HP-*-P 
vdc2>vdc1 
ic >0 P-HP+**-P-HP-*-P 
ic <0 P-HP+*-P-HP-**-P 
2 
vdc1>vdc2 
ic >0 OL+-HP+*- OL+-HP-**- OL+ 
ic <0 OL+-HP+**- OL+-HP-*- OL+ 
vdc2>vdc1 
ic >0 OL+-HP+**- OL+-HP-*- OL+ 
ic <0 OL+-HP+*- OL+-HP-**- OL+ 
3 
Vdc1>Vdc2 
ic >0 OL--HN+**- OL--HN-*- OL- 
ic <0 OL---HN+*- OL--HN-**- OL- 
vdc2>vdc1 
ic >0 OL--HN+*- OL--HN-**- OL- 
ic <0 OL--HN+**- OL--HN-*- OL- 
4 
vdc1>vdc2 
ic >0 N-HN+**-N-HN-*-N 
ic <0 N-HN+*-N-HN-**-N 
vdc2>vdc1 
ic >0 N-HN+*-N-HN-**-N 
ic <0 N-HN+**-N-HN-*-N 
*the time period equals to ts1   





































Fig. 5. The schematic of the system. 
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inductor (Lc), a grid side inductor (Lf) and a shunt capacitor (Cd). 
Lc can be designed based on the maximum acceptable current 
ripple, which is normally adjusted to be between 5 up to 30 
percent of the peak-to-peak of nominal current. If the filter is 
designed correctly, the major current ripple occurs in Lc. In 
addition, it is assumed that the voltage after Lc is sinusoidal 
[28]. As a result, the voltage across Lc can be calculated as 
follows: 
( ) ( ) ( )Lc out dv t v t v t= −                  (4) 
Each half cycle is comprised of two sectors. Therefore, the 
general current ripple (Δic) behavior in Lc can be split into two 
distinct regions, as illustrated in Fig. 6. (I and II). 
Based on the time periods of TABLE II, the current ripple 
and maximum current ripple, with consideration of n value, can 
be represented as follows: 
max
2
(0.5 sin( )) sin( )             Region I
2
(1 sin( ))( sin( ) 0.5)     Region II











i m t m t
f L
nV








∆ = − −
∆ = ≤ ≤
   (5) 
Considering (5), the current ripple when n=1 is two times 
larger than n=0.5. In addition, the minimum value of Lc can be 
calculated to reach the considered maximum current ripple. 
Normally, the high frequency current ripple passes through 
the filter capacitor [28]. Thus, the minimum necessary 
capacitance (Cd) value can be determined by calculating the 
maximum converter current ripple. The maximum voltage 
ripple (ΔVripple) in the filter capacitor can be calculated as 
follows: 
max max1 1




∆ = ≈                (6) 
where ΔQ represents the charge in the filter capacitor as the 
shaded area in Fig. 6. 
As it is shown in Fig. 6, T is the value of one cycle of current 
ripple. For simplicity, to calculate ΔQ the time interval is 
considered half of T. Therefore, the minimum required value of 
Cd can be obtained as follows: 
2 2
2 2




d ripplec sw c sw
n V n V
V C
C VL f L f
∆ ≈ → >
∆
        (7) 
The value of Lf can be determined based on required 
attenuation for the current harmonics at switching frequency. 
The required attenuation can be defined based on grid standards 
(e.g. IEEE 519). When the converter is switching at high 
frequency, the major harmonics of the output current drop at 
high frequencies, such as fsw or 2fsw. At high frequencies, the 
line impedance stabilization network (LISN) can provide a 
well-defined grid impedance, which can be utilized to have an 
optimum filter and repeatable measurements [28]. Thus, the 
output voltage harmonics can be calculated as a function of 




2 ( ) 2
LISN an
out
c f d LISN c d c f LISN
R V
V s
L L C s R L C s L L s R
=
+ + + +
        (8) 
where Van is the converter voltage harmonics at fsw or 2fsw based 
on the considered modulation techniques. Since Vout is defined 
based on the considered standard, the value of grid side 
inductance can be easily calculated. 
The specifications of the converter and filter parameters are 
listed in TABLE IV. The filter parameters are calculated using 
n=1 which demonstrates the worst-case condition from the 
current harmonics point of view.  
Concerning the properties of SiC MOSFETs and the 
structure of the converter, ROHM Semiconductor 
SCT3060AR, with a 4-pin in TO-247N package is utilized for 
HF switches. The switch characteristics are listed in TABLE V. 
Utilization of two different switch technologies with two 
different switching frequencies has formed a hybrid converter.  
In order to calculate the efficiency of the converter, a 
theoretical power loss analysis will be carried out. 
B. Modeling of the conduction losses 
To find the conduction losses for the switches and the dc-link 
capacitors, the RMS current for each device should be 
calculated. To calculate the RMS current for each device, an 
analytical approach similar to [29] is utilized. To simplify, the 
current is assumed to be sinusoidal and the phase difference 



































Fig. 6. The current ripple behavior of the converter side inductor. 
 
TABLE IV 
The general system specifications 
Parameters Symbol Value 
The output power Pnom 2 kW 
dc-link voltage Vdc 360 V 
The ac voltage Vf 230 V 
The grid frequency ff 50 Hz 
Switching frequency fsw 70 kHz 
Converter side inductor Lc 350 µH 
Grid side inductor Lf 250 µH 
Filter capacitor Cd 1 µF 
 
TABLE V 
The specifications of HF and LF switches 













SiC SCT3060AR 650 39 60 39 





cycles for high and low frequency switches. The modulation 
index represents the normalized voltage, which varies between 
zero and one. Due to the symmetrical operation of the converter, 
the RMS current of the top and bottom high-frequency switches 
can be considered equal. Also, the same condition is applied to 
the middle high-frequency switches.  
The current is defined as: 
      sin( )pi I wt=                                       (9)  
where Ip is the peak current. The RMS current of each switch 
can be calculated by following equation [29]: 
     2
0
1 ( ) ( ) ( )
T
rmsI i t D t d tT
 = × ∫                          (10) 
where D(t) is the effective duty cycle of the switch that can be 
found in Fig. 4, Fig. 7 and TABLE II. 
For simplification, it is assumed that during the positive half-
cycle, the voltage of the upper dc-link capacitor (HP+), and 
during the negative half-cycle the lower dc-link capacitor 
voltage (HN-) are used. In addition, n=1 is considered. By using 
equation (10), the RMS current of S1 can be obtained as (11). 
Employing the same procedure, the RMS current of S2 is 
obtained as follows: 
_ 2
3 6 2 cos 2
6rms S p




−               (12)        
 Since LF switches are in turn-on state for half of the cycle, 





I =                                        (13) 
The same procedure can be used to calculate the RMS current 
of the dc-link capacitor. The output current flows through one 
of the dc-link capacitors when a small vector is applied. For the 
upper dc-link capacitor, this happens whenever the small 
vectors of HP+ and HN+ are employed [see Fig. 3 (b) and (g)]. 
Considering the assumptions mentioned earlier, the upper dc-
link capacitor can be in the current path during the positive half-
cycle. As a result, by finding the RMS current of HP+ vector 
during the positive half cycle, the RMS current of dc-link 









12 cos 2 6 arcsin
2
6     
cos 2

























      (14) 
The conduction loss of each switch can be calculated using 
equations (11) - (14), and the turn-on resistor of each device can 
be obtained from its datasheet. 
 2con ds on rmsP R I−=                                (15) 
The body diode of SiC MOSFET has a very poor conduction 
characteristic. The body diode is conducting during the 
deadtime of the HF switches. In this work, the duration of 
deadtime is 120ns. Thus, the conduction loss related to the body 
diode is neglected. For Si MOSFETs, the gate signals of the 
conducting devices are always enabled to provide the current 
going through the channel. Thus, the conduction loss of the 
body diode for Si MOSFET is almost zero.   
The same procedure can be performed to find the dc-link 
capacitors loss using equation (15). Instead of Rds-on, the 
equivalent series resistance (ESR) of the capacitor should be 
replaced. 
C. Modeling of the Switching Losses 
The switching losses of HF switches can be divided into turn 
on (Eon) and turn off (Eoff) losses. These losses can be extracted 
from datasheets, where both Eon and Eoff are given individually 
for a single test condition, such as external gate resistors, gate 
voltage, drain-source voltage and drain current. Moreover, the 
reverse recovery of body diode is included in Eon. However, the 
conditions of the prototype and datasheet are different. 
Therefore, the parameters should be modified. In addition, the 
switch characteristics are obtained at an ambient temperature of 
25°C. Meanwhile, the data can be employed for real test 
conditions because the temperature hardly affects the switching 
energies of the SiC MOSFET [30], [31]. Therefore, the 
















Duty cycle S5, S8
Duty cycle S6, S7
D
1-D
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Fig. 7. The normalized voltage, current and the duty cycles [29].  
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∫
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included in the analysis. A modified relationship is developed 
to represent all the test conditions. The equations for Eon and 
Eoff are expressed as follows: 
( ) ( )
( ) ( )
( )
( )
Vds on ds test id on d test
on tets on datasheet
Vds on ds datasheet id on d datasheet
g on g on test
g on g on datasheet
f V f i
E E
f V f i
f r
f r
− − − −
− −





     (16) 
( ) ( )
( ) ( )
( )
( )
Vds off ds test id off d test
off tets off datasheet
Vds off ds datasheet id off d datasheet
g off g off test
g off g off datasheet
f V f i
E E
f V f i
f r
f r
− − − −
− −





  (17)    
where Eon-datasheet and Eoff-datasheet are the switch turn-on and turn-
off losses in the datasheet [31]. Each parameter function (f) can 
be derived using curve-fitting tools. After simplification, the 
losses are defined based on the device current as described in 
(18) [31]. The total switching losses of a switch is obtained by 






on tets on d on d on
off tets off d off d off
E k i k i k





                    (18)                    
The switching loss of the LF switches depends on the charge 
of the output capacitor (Coss) of the switch. The reason is that 
the Coss of the LF switches are charged and discharged at the 
switching frequency of the output voltage. In fact, the output 
capacitors of LF switches are in parallel with the output 
capacitors of HF switches. For example, during the positive half 
cycle when the converter is switching in sector 2, the Coss of S6 
and S7 are charged up to Vdc/2 when the vectors HP+ (Fig. 3(b)) 
or HP- (Fig. 3(c)) are applied. Therefore, these output capacitors 
introduce losses during charging. On the other hand, these 
capacitors are discharged in the OL+ switching state (Fig. 3(d)). 
These capacitors are discharged through various paths 
depending on the system conditions, which can affect the 
overall converter efficiency.  Fig. 8 shows a transition when the 
switching state of the output voltage is changed from HP- to 
OL+. During the deadtime of S3 and S4, if the output current has 
the same sign as the output voltage (Fig. 8(b)) the body diode 
of S3 starts to conduct. Coss of S6 and S7 will be discharged in 
the load during this transition, as this is the only path. On the 
other hand, if the output current has an opposite sign compared 
to the output voltage, the current during the deadtime closes its 
path through the body diode of S4 (Fig. 8(c)).  In this state (Fig. 
8(c)), the voltages across Coss of S6 and S7 are still Vdc/2. After 
the deadtime, when S3 starts to conduct a path for discharging 
of Coss of S6 and S7 is provided through S2 and S3, which this 
discharging can be considered as another capacitive loss.  
The capacitive switching loss is calculated by the total output 
charge given as follows:  
@
1
2 DScap oss V DS sw
P Q V f=                           (19) 
where VDS is the drain-source voltage and Qoss is the output 
capacitive charge of the device at the operating voltage. As it is 
listed in TABLE V, Qoss of Si MOSFET when the voltage across 
it changes from 0 to Vdc/2 is 398 nC. 
D. Efficiency analysis 
The simulated conduction and switching energy losses at 
different output powers and currents are shown in Fig. 9(a) and 
(b), respectively. As it can be seen in Fig. 9(a), the main 
conduction loss is related to the top and bottom HF switches; 
meanwhile, the middle HF switches conduct less time. As 
previously stated, for n=1, only one small pair vector is used. 
Therefore, the HF switching loss is equal to (Pon+Poff) in this 
case. However, for the case n≠1, the switching loss is changed 
to 2(Pon+Poff). 
The main filter losses are related to copper and core losses. 
Since the high frequency ac copper loss is not critical for the 
high frequency inductors [32], in this case for Lc, a solid wire is 
utilized for the windings. Moreover, the current harmonic at 
high frequency is relatively small compared to the fundamental. 
The resistive losses of the filter inductors are shown in Fig. 9(a).  
The core loss is associated with the changing of magnetic 
flux field or the high frequency current ripple in PWM filters. 
Therefore, the current ripple of Lc is used to calculate the core 
loss. Moreover, the core loss of Lf can be neglected. Among 
different core materials, MPP-Powder core shows an 
inductance independency from dc magnetization and a low core 
loss [32], [33]. Therefore, an MPP-Powder core is employed in 
the converter side inductor. Considering the DC bias 
performance of the core and the number of turns, the inductance 
behavior of the inductor can be calculated [33], and 
consequently, the current ripple in Lc is obtained based on (5). 























































Fig. 8. The charge and discharge path of the LF output capacitors.  
(a) change the state from HP- to 0+, (b) path of current during deadtime when 
the load current is positive, (c) path of current during deadtime when the load 
current is negative. 
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Fig. 9. The Loss simulation of the converter. (a) conduction/resistive losses, (b) 
switching energy losses.  
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loss can be calculated through equations provided in [33], [34]. 
The specifications of inductors are listed in TABLE VI. At full 
load the core loss is equal to 0.41W; meanwhile, the conduction 
loss is 3.8W.     
Normally, a large surge voltage appears at the output voltage 
of the converter due to the fast switching capability of switches 
and stray inductance of the package and PCB. To improve the 
output voltage waveform, a snubber circuit is designed and 
implemented [35].Therefore, the loss related to the snubber is 
included in the results.  
V. EXPERIMENTAL RESULTS 
The measurement setup is shown in Fig. 10. To control the 
converter and implement the hybrid SVM, the dSPACE’s 
Micro-Lab Box ds1202 FPGA is utilized. The experimental 
results are presented in two sections: modulation and efficiency. 
A. Hybrid SVM 
 In this experiment, parameter n which alternates the 
dynamic of the converter to regulate the NP voltage is under 
study and shown in Fig. 11. In Fig. 11 (a), when n is changed 
from 0.5 to 0.6, the voltages of the dc-link capacitors start to 
converge. For n=0.6, the required time for voltages to reach the 
same level is around 90ms. In Fig. 11 (b) and (c), this time is 
reduced to 30 and 15ms for n equals to 0.8 and 1, respectively. 
As it was mentioned earlier, n affects the harmonic contents 
of the output voltage. Fig. 12(a) shows the FFT result of the 
output voltage when n is set to be 0.505. The first major 
harmonic is at 140kHz. In addition, the odd multiple harmonics 
of the switching frequency will be removed from the output 
voltage. By increasing n, the dynamic of the system to regulate 
the voltages of the dc-link capacitors increases; in return, the 
magnitudes of the odd multiple harmonics of the switching 
frequency are increased. This can be seen in Fig. 12(b) and (c), 
where n is increased to 0.8 and 1, respectively. 
The measurement results of the output voltage, the voltage 
and the current across the ac load and the converter current for 
n = 0.505 and 1 are shown in Fig. 13. By comparing Fig. 13(c) 
and (f), it can be realized that the current ripple is two times 
larger when n=1 than n=0.505.  
B. Efficiency 
To measure the efficiency of the converter, a YOKOGAWA-
WT3000 precision power analyzer for both the ac (vf, if) and dc 
(vdc, idc) sides has been utilized [see Fig. 5]. The duration 
between each load step is at least 10 minutes to make sure that 
the converter is thermally stabilized. Furthermore, the 
measurement's linear average mode is active, taking an average 
over 256 cycles. Fig. 14(a) shows the efficiency curve of the 
converter. Since the filter is calculated for the worst-case 
condition (where n = 1), the efficiency under investigation is for 
n = 1. However, to show the effect of smaller n on the 
efficiency, an additional experiment is carried out with n = 0.5 
while the filter parameters has been kept constant. As expected, 
since the effective switching frequency of n=0.5 is double of 
the case with n=1, the constant power losses which is mainly 
the switching loss is higher in this case.  
TABLE VI 
The filter inductor parameters 
inductor core Number of turns 
Wire 
diameter 
Lc MPP-C055439A2 62 1.6 mm 
Lf Kool Mμ- 0077192A7 55 1.6 mm 
 
 










Fig. 11. The experimental measurements of the voltages of DC link capacitors, (a) when the value of n changes into 0.6, (b) when the value of n changes into 0.8, 
































The loss distribution of the converter is calculated and shown 
in Fig. 14(b) and (c). The main difference is related to the 
switching loss contribution. In addition, the core loss of case 
n=0.5 is less than the case n=1, because the current ripple when 
n=0.5 is half of the case n=1. Furthermore, the THD of output 
current decreased from 2% for n=1 to 1.29% for n=0.5. 
An efficiency comparison of single phase 5-level converters 
in the literature and the proposed converter is provided in 
TABLE VII. Compared to other converters, a flat efficiency 
curve is obtained in this converter.  
VI. CONCLUSION 
This paper has presented a comprehensive loss and efficiency 
analysis of a 2kW hybrid single-phase converter composed of 
SiC/Si MOSFETs. By employing the achieved redundancy of 
the converter topology, two different switch technologies with 
hybrid switching pattern are utilized to improve the efficiency 
of the converter. A complete efficiency analysis has been 
conducted through calculating the RMS current of each switch 
and the dc-link capacitor. To calculate the switching losses for 
each switch, the obtained data from the datasheet is modified 
based on real test conditions of the system. In order to control 
the NP voltage, a hybrid SVM technique with consideration of 
a weight coefficient was presented to change the time periods 
of output vectors to keep the voltages of the dc-link capacitors 
at the same voltage level. In addition, the effects of the weight 
coefficient on the efficiency of the converter has been 
theoretically analyzed and the efficiency is measured and 
compared with the analysis for the worst-case condition. It was 
demonstrated that weight coefficient can either improve the size 
or efficiency, but not both simultaneously. The experimental 
results of different scenarios have been presented to confirm the 
capability of the designed converter and proposed modified 
hybrid SVM to regulate the dc-link voltage. The measured 
efficiency for different values of the weight coefficient shows 
similar behavior to the analysis. The peak efficiency of 98.4% 
was achieved while the THD of converter current was less than 
2%. 
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